


STM32F030x4 STM32F030x6 STM32F030x8 STM32F030xC

Value-line ARM®-based 32-bit MCU with up to 256 KB Flash, timers, ADC, communication interfaces, 2.4-3.6 V operation

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M0 CPU, frequency up to 48 MHz
- Memories
 - 16 to 256 Kbytes of Flash memory
 - 4 to 32 Kbytes of SRAM with HW parity
- CRC calculation unit
- Reset and power management
 - Digital & I/Os supply: V_{DD} = 2.4 V to 3.6 V
 - Analog supply: V_{DDA} = V_{DD} to 3.6 V
 - Power-on/Power down reset (POR/PDR)
 - Low power modes: Sleep, Stop, Standby
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x6 PLL option
 - Internal 40 kHz RC oscillator
- Up to 55 fast I/Os
 - All mappable on external interrupt vectors
 - Up to 55 I/Os with 5V tolerant capability
- 5-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Separate analog supply: 2.4 V to 3.6 V
- Calendar RTC with alarm and periodic wakeup from Stop/Standby
- 11 timers
 - One 16-bit advanced-control timer for six-channel PWM output
 - Up to seven 16-bit timers, with up to four IC/OC, OCN, usable for IR control decoding
 - Independent and system watchdog timers
 - SysTick timer



- · Communication interfaces
 - Up to two I²C interfaces
 - Fast Mode Plus (1 Mbit/s) support on one or two I/Fs, with 20 mA current sink
 - SMBus/PMBus support (on single I/F)
 - Up to six USARTs supporting master synchronous SPI and modem control; one with auto baud rate detection
 - Up to two SPIs (18 Mbit/s) with 4 to 16 programmable bit frames
- Serial wire debug (SWD)
- All packages ECOPACK[®]2

Table 1. Device summary

Reference	Part number
STM32F030x4	STM32F030F4
STM32F030x6	STM32F030C6, STM32F030K6
STM32F030x8	STM32F030C8, STM32F030R8
STM32F030xC	STM32F030CC, STM32F030RC

Contents

1	Intro	duction		8
2	Desc	ription		9
3	Fund	tional c	overview	12
	3.1	ARM®-	Cortex [®] -M0 core with embedded Flash and SRAM	12
	3.2	Memor	ies	12
	3.3	Boot m	nodes	12
	3.4	Cyclic	redundancy check calculation unit (CRC)	13
	3.5	Power	management	13
		3.5.1	Power supply schemes	13
		3.5.2	Power supply supervisors	13
		3.5.3	Voltage regulator	13
		3.5.4	Low-power modes	14
	3.6	Clocks	and startup	14
	3.7	Genera	al-purpose inputs/outputs (GPIOs)	15
	3.8	Direct i	memory access controller (DMA)	16
	3.9	Interru	pts and events	16
		3.9.1	Nested vectored interrupt controller (NVIC)	16
		3.9.2	Extended interrupt/event controller (EXTI)	16
	3.10	Analog	to digital converter (ADC)	17
		3.10.1	Temperature sensor	17
		3.10.2	Internal voltage reference (V _{REFINT})	17
	3.11	Timers	and watchdogs	18
		3.11.1	Advanced-control timer (TIM1)	
			General-purpose timers (TIM3, TIM1417)	
		3.11.3	Basic timers TIM6 and TIM7	
		3.11.4	Independent watchdog (IWDG)	
		3.11.5	System window watchdog (WWDG)	
		3.11.6	SysTick timer	
	3.12		me clock (RTC)	
	3.13		tegrated circuit interfaces (I ² C)	
	3.14	Univers	sal synchronous/asynchronous receiver/transmitter (USART)	21

	3.15	•	peripheral interface (SPI)	
	3.16	Serial	wire debug port (SW-DP)	23
4	Pino	uts and	pin descriptions	24
5	Mem	ory ma _l	pping	37
6	Elect	rical ch	paracteristics	40
	6.1	Param	eter conditions	40
		6.1.1	Minimum and maximum values	40
		6.1.2	Typical values	40
		6.1.3	Typical curves	40
		6.1.4	Loading capacitor	40
		6.1.5	Pin input voltage	40
		6.1.6	Power supply scheme	41
		6.1.7	Current consumption measurement	41
	6.2	Absolu	te maximum ratings	42
	6.3	Operat	ing conditions	43
		6.3.1	General operating conditions	43
		6.3.2	Operating conditions at power-up / power-down	44
		6.3.3	Embedded reset and power control block characteristics	
		6.3.4	Embedded reference voltage	45
		6.3.5	Supply current characteristics	45
		6.3.6	Wakeup time from low-power mode	50
		6.3.7	External clock source characteristics	51
		6.3.8	Internal clock source characteristics	55
		6.3.9	PLL characteristics	56
		6.3.10	Memory characteristics	56
		6.3.11	EMC characteristics	57
		6.3.12	Electrical sensitivity characteristics	58
		6.3.13	I/O current injection characteristics	59
		6.3.14	I/O port characteristics	60
		6.3.15	NRST pin characteristics	65
		6.3.16	12-bit ADC characteristics	66
		6.3.17	Temperature sensor characteristics	70
		6.3.18	Timer characteristics	70
		6.3.19	Communication interfaces	71

Contents

7	Packa	age info	rmation	75
	7.1	LQFP64	package information	75
	7.2	LQFP48	B package information	78
	7.3	LQFP32	2 package information	81
	7.4	TSSOP	20 package information	84
	7.5	Therma	I characteristics	87
		7.5.1	Reference document	87
8	Orde	ring info	ormation	88
9	Revis	sion hist	ory	89

STM32F030x4/x6/x8/xC List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32F030x4/x6/x8/xC family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	17
Table 5.	Timer feature comparison	18
Table 6.	Comparison of I2C analog and digital filters	21
Table 7.	STM32F030x4/x6/x8/xC I ² C implementation	21
Table 8.	STM32F0x0 USART implementation	22
Table 9.	STM32F030x4/x6/x8/xC SPI implementation	23
Table 10.	Legend/abbreviations used in the pinout table	27
Table 11.	STM32F030x4/6/8/C pin definitions	
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	Alternate functions selected through GPIOC_AFR registers for port C	36
Table 15.	Alternate functions selected through GPIOD_AFR registers for port D	
Table 16.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 17.	STM32F030x4/x6/x8/xC peripheral register boundary addresses	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	
Table 23.	Embedded reset and power control block characteristics	
Table 24.	Embedded internal reference voltage	
Table 25.	Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V	
Table 26.	Typical and maximum current consumption from the V _{DDA} supply	
Table 27.	Typical and maximum consumption in Stop and Standby modes	48
Table 28.	Typical current consumption in Run mode, code with data processing running from Flash	49
Table 29.	Switching output I/O current consumption	
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics	
Table 32.	Low-speed external user clock characteristics	
Table 33.	HSE oscillator characteristics	
Table 34.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	54
Table 35.	HSI oscillator characteristics	
Table 36.	HSI14 oscillator characteristics	55
Table 37.	LSI oscillator characteristics	55
Table 38.	PLL characteristics	56
Table 39.	Flash memory characteristics	
Table 40.	Flash memory endurance and data retention	57
Table 41.	EMS characteristics	57
Table 42.	EMI characteristics	
Table 43.	ESD absolute maximum ratings	
Table 44.	Electrical sensitivities	
Table 45.	I/O current injection susceptibility	
Table 46.	I/O static characteristics	
Table 47.	Output voltage characteristics	63



List of tables

I/O AC characteristics	. 64
NRST pin characteristics	. 65
ADC characteristics	. 66
R_{AIN} max for f_{ADC} = 14 MHz	. 68
TS characteristics	. 70
TIMx characteristics	. 70
IWDG min/max timeout period at 40 kHz (LSI)	. 71
WWDG min/max timeout value at 48 MHz (PCLK)	. 71
I2C analog filter characteristics	. 72
SPI characteristics	. 72
LQFP64 mechanical data	. 75
LQFP48 mechanical data	. 78
LQFP32 mechanical data	. 81
TSSOP20 mechanical data	. 84
Package thermal characteristics	. 87
Ordering information scheme	. 88
Document revision history	. 89
	I/O AC characteristics NRST pin characteristics ADC characteristics R _{AIN} max for f _{ADC} = 14 MHz. ADC accuracy. TS characteristics IIMx characteristics IWDG min/max timeout period at 40 kHz (LSI). WWDG min/max timeout value at 48 MHz (PCLK). I2C analog filter characteristics. SPI characteristics LQFP64 mechanical data LQFP48 mechanical data LQFP32 mechanical data TSSOP20 mechanical data Package thermal characteristics. Ordering information scheme Document revision history



STM32F030x4/x6/x8/xC List of figures

List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	
Figure 3.	LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices	24
Figure 4.	LQFP64 64-pin package pinout (top view), for STM32F030RC devices	24
Figure 5.	LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices	25
Figure 6.	LQFP48 48-pin package pinout (top view), for STM32F030CC devices	25
Figure 7.	LQFP32 32-pin package pinout (top view)	
Figure 8.	TSSOP20 20-pin package pinout (top view)	26
Figure 9.	STM32F030x4/x6/x8/xC memory map	37
Figure 10.	Pin loading conditions	40
Figure 11.	Pin input voltage	40
Figure 12.	Power supply scheme	41
Figure 13.	Current consumption measurement scheme	41
Figure 14.	High-speed external clock source AC timing diagram	51
Figure 15.	Low-speed external clock source AC timing diagram	52
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	54
Figure 18.	TC and TTa I/O input characteristics	62
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics	62
Figure 20.	I/O AC characteristics definition	
Figure 21.	Recommended NRST pin protection	66
Figure 22.	ADC accuracy characteristics	
Figure 23.	Typical connection diagram using the ADC	
Figure 24.	SPI timing diagram - slave mode and CPHA = 0	
Figure 25.	SPI timing diagram - slave mode and CPHA = 1	
Figure 26.	SPI timing diagram - master mode	
Figure 27.	LQFP64 outline	
Figure 28.	LQFP64 recommended footprint	
Figure 29.	LQFP64 marking example (package top view)	77
Figure 30.	LQFP48 outline	
Figure 31.	LQFP48 recommended footprint	
Figure 32.	LQFP48 marking example (package top view)	80
Figure 33.	LQFP32 outline	
Figure 34.	LQFP32 recommended footprint	
Figure 35.	LQFP32 marking example (package top view)	
Figure 36.	TSSOP20 outline	84
Figure 37.	TSSOP20 footprint	
Figure 38.	TSSOP20 marking example (package top view)	86



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F030x4/x6/x8/xC microcontrollers.

This document should be read in conjunction with the STM32F0x0xx reference manual (RM0360). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M0 core, please refer to the Cortex[®]-M0 Technical Reference Manual, available from the www.arm.com website.





STM32F030x4/x6/x8/xC Description

2 Description

The STM32F030x4/x6/x8/xC microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (up to 256 Kbytes of Flash memory and up to 32 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I²Cs, up to two SPIs and up to six USARTs), one 12-bit ADC, seven general-purpose 16-bit timers and an advanced-control PWM timer.

The STM32F030x4/x6/x8/xC microcontrollers operate in the -40 to +85 °C temperature range from a 2.4 to 3.6V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F030x4/x6/x8/xC microcontrollers include devices in four different packages ranging from 20 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F030x4/x6/x8/xC peripherals proposed.

These features make the STM32F030x4/x6/x8/xC microcontrollers suitable for a wide range of applications such as application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



Table 2. STM32F030x4/x6/x8/xC family device features and peripheral counts

Peripheral		STM32 F030F4	STM32 F030K6	STM32 F030C6	STM32 F030C8	STM32 F030CC	STM32 F030R8	STM32 F030RC	
Flash (Kbyt	es)	16	32	32	64	256	64	256	
SRAM (Kbytes)			4		8	32	8	32	
	Advanced control		1 (16-bit)						
Timers General purpose			4 (16-bit) ⁽¹⁾		5 (16-bit)				
	Basic		-		1 (16-bit) ⁽²⁾	2 (16-bit)	1 (16-bit) ⁽²⁾	2 (16-bit)	
	SPI		1 ⁽³⁾		2				
Comm. interfaces	I ² C		1 ⁽⁴⁾		2				
Intoriacco	USART	1 ⁽⁵⁾			2 ⁽⁶⁾	6	2 ⁽⁶⁾	6	
12-bit ADC (number of channels)		1 (9 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (10 ext. +2 int.)	1 (16 ext. +2 int.)	1 (16 ext. +2 int.)	
GPIOs		15	26	39	39	37	55	51	
Max. CPU f	requency	48 MHz							
Operating voltage		2.4 to 3.6 V							
Operating temperature		Ambient operating temperature: -40°C to 85°C Junction temperature: -40°C to 105°C							
Packages		TSSOP20	TSSOP20 LQFP32 LQFP48 LQFP64			P64			

^{1.} TIM15 is not present.

^{2.} TIM7 is not present.

^{3.} SPI2 is not present.

^{4.} I2C2 is not present.

^{5.} USART2 to USART6 are not present.

^{6.} USART3 to USART6 are not present

STM32F030x4/x6/x8/xC Description




Figure 1. Block diagram

- . TIMER6, TIMER15, SPI, USART2 and I2C2 are available on STM32F030x8/C devices only.
- 2. USART3, USART4, USART5, USART6 and TIMER7 are available on STM32F030xC devices only.

3 Functional overview

3.1 ARM®-Cortex®-M0 core with embedded Flash and SRAM

The ARM® Cortex®-M0 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F0xx family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Figure 3 shows the general block diagram of the device family.

3.2 Memories

The device has the following features:

- 4 to 32 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0
 wait states and featuring embedded parity checking with exception generation for failcritical applications.
- The non-volatile memory is divided into two arrays:
 - 16 to 256 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10.

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = 2.4 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

3.5.4 Low-power modes

The STM32F030x4/x6/x8/xC microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines and RTC.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

5//




Figure 2. Clock tree

- 1. Applies to STM32F030x4/x6/xC devices.
- 2. Applies to STM32F030x8/xC devices.
- 3. Applies to STM32F030xC devices.

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMA manages memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, all TIMx timers (except TIM14) and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex[®]-M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 32 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 55 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and two internal (temperature sensor, voltage reference measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address	
	TS ADC raw data acquired at a temperature of 30 °C (±5 °C), V _{DDA} = 3.3 V (±10 mV)	0x1FFF F7B8 - 0x1FFF F7B9	

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

Calibration value name	Description	Memory address	
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (±5 °C), V _{DDA} = 3.3 V (±10 mV)	0x1FFF F7BA - 0x1FFF F7BB	

3.11 Timers and watchdogs

The STM32F030x4/x6/x8/xC devices include up to five general-purpose timers, two basic timers and one advanced control timer.

Table 5 compares the features of the different timers.

Counter Counter **Prescaler DMA** request Capture/compare Complementary **Timer Timer** resolution factor generation channels outputs type type Up, Any integer Advanced between 1 TIM1 16-bit 4 3 down, Yes control up/down and 65536 Any integer Up, TIM3 16-bit down. between 1 Yes 4 up/down and 65536 Any integer TIM14 16-bit Up between 1 No 1 and 65536 General purpose Any integer TIM15⁽¹⁾ 16-bit Up between 1 Yes 2 and 65536 Any integer TIM16, 16-bit Up between 1 Yes 1 TIM17 and 65536 Any integer

between 1

and 65536

Table 5. Timer feature comparison

16-bit

Up

TIM6,⁽¹⁾

TIM7⁽²⁾

Basic

3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

Yes

0

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

^{1.} Available on STM32F030x8 and STM32F030xC devices only.

^{2.} Available on STM32F030xC devices only

3.11.2 General-purpose timers (TIM3, TIM14..17)

There are four or five synchronizable general-purpose timers embedded in the STM32F030x4/x6/x8/xC devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

TIM₃

STM32F030x4/x6/x8/xC devices feature one synchronizable 4-channel general-purpose timer. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM3 general-purpose timer can work with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM3 has an independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

The counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.11.3 Basic timers TIM6 and TIM7

These timers can be used as a generic 16-bit time base.

3.11.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It



can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.11.5 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.11.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source (HCLK or HCLK/8)

3.12 Real-time clock (RTC)

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm with wake up from Stop and Standby mode capability.
- Periodic wakeup unit with programmable resolution and period.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Tow anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

3.13 Inter-integrated circuit interfaces (I²C)

Up to two I2C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s) or Fast mode (up to 400 kbit/s). I2C1 also supports Fast Mode Plus (up to 1 Mbit/s), with 20 mA output drive.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 6. Comparison of I2C analog and digital filters

-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	-

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management

The I2C interfaces can be served by the DMA controller.

Refer to Table 7 for the differences between I2C1 and I2C2.

Table 7. STM32F030x4/x6/x8/xC I²C implementation⁽¹⁾

I2C features	I2C1	I2C2 ⁽²⁾
7-bit addressing mode	X	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s), with 20mA output drive I/Os	Х	-
Independent clock	Х	-
SMBus	Х	-
Wakeup from STOP	-	-

^{1.} X = supported.

3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds up to six universal synchronous/asynchronous receivers/transmitters that communicate at speeds of up to 6 Mbit/s.

^{2.} Only available on STM32F030x8/C devices.

Table 8 gives an overview of features as implemented on the available USART interfaces. All USART interfaces can be served by the DMA controller.

Table 8. STM32F0x0 USART implementation⁽¹⁾

LICART mades/	STM32F030x4 STM32F030x6	STM32	F030x8		STM32F030xC				
USART modes/ features	USART1	USART1	USART2	USART1 USART2 USART3	USART4	USART5	USART6		
Hardware flow control for modem	х	Х	Х	Х	Х	-	-		
Continuous communication using DMA	Х	Х	Х	Х	Х	Х	Х		
Multiprocessor communication	Х	Х	Х	Х	Х	Х	Х		
Synchronous mode	Х	Х	Х	Х	Х	Х	-		
Smartcard mode	-	-	-	-	-	-	-		
Single-wire Half-duplex communication	Х	Х	Х	Х	Х	Х	Х		
IrDA SIR ENDEC block	-	-	-	-	-	-	-		
LIN mode	-	-	-	-	-	-	-		
Dual clock domain and wakeup from Stop mode	-	-	-	-	-	-	-		
Receiver timeout interrupt	Х	Х	-	Х	-	-	-		
Modbus communication	-	-	-	-	-	-	-		
Auto baud rate detection (supported modes)	2	2	-	4	-	-	-		
Driver Enable	Х	Х	Х	Х	Х	Х	Х		
USART data length	8	and 9 bits			7, 8 an	d 9 bits			

^{1.} X = supported.

3.15 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

SPI1 and SPI2 are identical and implement the set of features shown in the following table.

Table 9. STM32F030x4/x6/x8/xC SPI implementation⁽¹⁾

SPI features	SPI1	SPI2 ⁽²⁾
Hardware CRC calculation	X	X
Rx/Tx FIFO	X	Х
NSS pulse mode	X	Х
TI mode	Х	Х

^{1.} X = supported.

3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

^{2.} Not available on STM32F030x4/6.

4 Pinouts and pin descriptions

Figure 3. LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices





Figure 4. LQFP64 64-pin package pinout (top view), for STM32F030RC devices




47/

VDD VSS PB9 PB8 BOOT0 PB7 PB6 PB5 PB4 PB3 36 🖪 PF7 VDD 🗆 PC13 35 PF6 PC14-OSC32 IN 34 PA13 33 PA12 32 PA11 PC15-OSC32_OUT □ PF0-OSC_IN □5 31 PA10 PF1-OSC_OUT 6 LQFP48 NRST 🗆 30 PA9 29 PA8 VSSA □8 VDDA 📮 9 PAO 🗆 10 28 PB15 27 PB14 26 PB13 25 PB12 PÅ1 □11 PA2 🗖 12 ■ IO pins replaced by supply pairs for STM32F030CC devices. MSv36497V2


Figure 5. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices






32 31 30 29 28 27 26 25 VDD □ 1 24 🗖 PA14 PF0-OSC_IN 🗖 2 23 PA13 PF1-OSC_OUT 🗖 3 22 🗖 PA12 21 PA11 NRST □ 4 LQFP32 20 PA10 VDDA 🗖 5 PA0 ☐ 6 19 PA9 18 PA8 PA1 🗖 7 17 🗖 VDD PA2 🗖 8 9 10 11 12 13 14 15 16 PA3 L PA4 [PA5 [PA6] PA7 | PB0 | PB1 MS32144V1

Figure 7. LQFP32 32-pin package pinout (top view)





57

Table 10. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition					
Pin n	ame		specified in brackets below the pin name, the pin function during and ame as the actual pin name					
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
		FTf	FTf 5 V tolerant I/O, FM+ capable					
I/O str	uoturo	TTa	3.3 V tolerant I/O directly connected to ADC					
1/0 511	ucture	TC Standard 3.3 V I/O						
		В	Dedicated BOOT0 pin					
		RST	Bidirectional reset pin with embedded weak pull-up resistor					
No	tes	Unless otherwise streset.	specified by a note, all I/Os are set as floating inputs during and after					
Pin	Alternate functions	Functions selected	d through GPIOx_AFR registers					
functions	Additional functions	Functions directly selected/enabled through peripheral registers						

Table 11. STM32F030x4/6/8/C pin definitions

ı	Pin nuı	mber				Ф		Pin fun	ctions
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	1	-	-	VDD	S	-	-	Complementary	power supply
2	2	-	-	PC13	I/O	тс	(1)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
3	3	-	-	PC14-OSC32_IN (PC14)	I/O	TC	(1)	-	OSC32_IN
4	4	-	-	PC15-OSC32_OUT (PC15)	I/O	тс	(1)	-	OSC32_OUT
5	5	2	2	PF0-OSC_IN (PF0)	I/O	FT	-	I2C1_SDA ⁽⁵⁾	OSC_IN
6	6	3	3	PF1-OSC_OUT (PF1)	I/O	FT	-	I2C1_SCL ⁽⁵⁾	OSC_OUT
7	7	4	4	NRST	I/O	RST	-	Device reset input / i	-



Table 11. STM32F030x4/6/8/C pin definitions (continued)

F	Pin nu	mber					•	Pin fur	ections
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
8	-	-	-	PC0	I/O	TTa	-	EVENTOUT, USART6_TX ⁽⁵⁾	ADC_IN10
9	-	-	-	PC1	I/O	TTa	-	EVENTOUT, USART6_RX ⁽⁵⁾	ADC_IN11
10	-	-	-	PC2	I/O	ТТа	-	SPI2_MISO ⁽⁵⁾ , EVENTOUT	ADC_IN12
11	1	-	-	PC3	I/O	TTa	-	SPI2_MOSI ⁽⁵⁾ , EVENTOUT	ADC_IN13
12	8	-	-	VSSA	S	-	-	Analog	ground
13	9	5	5	VDDA	S	-	-	Analog pov	ver supply
14	10	6	6	PA0	I/O	ТТа	-	USART1_CTS ⁽²⁾ , USART2_CTS ⁽³⁾⁽⁵⁾ , USART4_TX ⁽⁵⁾	ADC_IN0, RTC_TAMP2, WKUP1
15	11	7	7	PA1	I/O	ТТа	-	USART1_RTS ⁽²⁾ , USART2_RTS ⁽³⁾⁽⁵⁾ , EVENTOUT, USART4_RX ⁽⁵⁾	ADC_IN1
16	12	8	8	PA2	I/O	TTa	-	USART1_TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , TIM15_CH1 ⁽³⁾⁽⁵⁾	ADC_IN2, WKPU4 ⁽⁵⁾
17	13	9	9	PA3	I/O	ТТа	-	USART1_RX ⁽²⁾ , USART2_RX ⁽³⁾⁽⁵⁾ , TIM15_CH2 ⁽³⁾⁽⁵⁾	ADC_IN3
18 ⁽⁴⁾	1	-	1	PF4	I/O	FT	(4)	EVENTOUT	-
18 ⁽⁵⁾	-	-	-	VSS	S	-	(5)	Gro	und
19 ⁽⁴⁾	-	-	-	PF5	I/O	FT	(4)	EVENTOUT	-
19 ⁽⁵⁾	-	-	-	VDD	-	-	(5)	Complementary power supply	
20	14	10	10	PA4	I/O	TTa	-	SPI1_NSS, USART1_CK ⁽²⁾ USART2_CK ⁽³⁾⁽⁵⁾ , ADC_IN4 TIM14_CH1, USART6_TX ⁽⁵⁾	
21	15	11	11	PA5	I/O	ТТа	-	SPI1_SCK, USART6_RX ⁽⁵⁾ ADC_IN5	

Table 11. STM32F030x4/6/8/C pin definitions (continued)

ı	Pin nui	mber				ø	-	Pin fur	actions
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
22	16	12	12	PA6	I/O	TTa	-	SPI1_MISO, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT USART3_CTS ⁽⁵⁾	ADC_IN6
23	17	13	13	PA7	I/O	ТТа	-	SPI1_MOSI, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT	
24	-	-	1	PC4	I/O	TTa	-	EVENTOUT, USART3_TX ⁽⁵⁾	ADC_IN14
25	-	-	-	PC5	I/O	TTa	-	USART3_RX ⁽⁵⁾	ADC_IN15, WKPU5 ⁽⁵⁾
26	18	14	-	PB0	I/O	TTa	-	TIM3_CH3, TIM1_CH2N, EVENTOUT, USART3_CK ⁽⁵⁾	ADC_IN8
27	19	15	14	PB1	I/O	ТТа	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N, USART3_RTS ⁽⁵⁾	ADC_IN9
28	20	-	-	PB2	I/O	FT	(6)	-	-
29	21	-	-	PB10	I/O	FT	-	SPI2_SCK ⁽⁵⁾ , I2C1_SCL ⁽²⁾ , I2C2_SCL ⁽³⁾⁽⁵⁾ , USART3_TX ⁽⁵⁾	-
30	22	-	-	PB11	I/O	FT	-	I2C1_SDA ⁽²⁾ , I2C2_SDA ⁽³⁾⁽⁵⁾ , EVENTOUT, USART3_RX ⁽⁵⁾	-
31	23	16	-	VSS	S	ı	-	Gro	und
32	24	17	16	VDD	S	-	-	Digital power supply	
33	25	-	-	PB12	I/O	FT	-	SPI1_NSS ⁽²⁾ , SPI2_NSS ⁽³⁾⁽⁵⁾ , TIM1_BKIN, EVENTOUT, USART3_CK ⁽⁵⁾	-



Table 11. STM32F030x4/6/8/C pin definitions (continued)

ı	Pin nur	mber				ø	-	Pin fun	actions
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
34	26	-	-	PB13	I/O	FT	-	SPI1_SCK ⁽²⁾ , SPI2_SCK ⁽³⁾⁽⁵⁾ , I2C2_SCL ⁽⁵⁾ , TIM1_CH1N, USART3_CTS ⁽⁵⁾	-
35	27	-	-	PB14	I/O	FT	-	SPI1_MISO ⁽²⁾ , SPI2_MISO ⁽³⁾⁽⁵⁾ , I2C2_SDA ⁽⁵⁾ , TIM1_CH2N, TIM15_CH1 ⁽³⁾⁽⁵⁾ , USART3_RTS ⁽⁵⁾	-
36	28	-	-	PB15	I/O	FT	-	SPI1_MOSI ⁽²⁾ , SPI2_MOSI ⁽³⁾⁽⁵⁾ , TIM1_CH3N, TIM15_CH1N ⁽³⁾⁽⁵⁾ , TIM15_CH2 ⁽³⁾⁽⁵⁾	RTC_REFIN, WKPU7 ⁽⁵⁾
37	-	-	-	PC6	I/O	FT	-	TIM3_CH1	-
38	-	-	-	PC7	I/O	FT	-	TIM3_CH2	-
39	-	-	-	PC8	I/O	FT	-	TIM3_CH3	-
40	-	-	-	PC9	I/O	FT	-	TIM3_CH4	-
41	29	18	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-
42	30	19	17	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, TIM15_BKIN ⁽³⁾⁽⁵⁾ I2C1_SCL ⁽²⁾⁽⁵⁾	-
43	31	20	18	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, TIM17_BKIN I2C1_SDA ⁽²⁾⁽⁵⁾	-
44	32	21	-	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT, I2C2_SCL ⁽⁵⁾	-
45	33	22	-	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT, I2C2_SDA ⁽⁵⁾	-

Table 11. STM32F030x4/6/8/C pin definitions (continued)

F	Pin nur	nber				4)		Pin fun	ctions
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
46	34	23	19	PA13 (SWDIO)	I/O	FT	(7)	IR_OUT, - SWDIO -	
47 ⁽⁴⁾	35 ⁽⁴⁾	-	-	PF6	I/O	FT	(4)	I2C1_SCL ⁽²⁾ , I2C2_SCL ⁽³⁾	-
47 ⁽⁵⁾	35 ⁽⁵⁾	-	-	VSS	S	-	(5)	Grou	und
48 ⁽⁴⁾	36 ⁽⁴⁾	1	1	PF7	I/O	FT	(4)	I2C1_SDA ⁽²⁾ , I2C2_SDA ⁽³⁾	-
48 ⁽⁵⁾	36 ⁽⁵⁾	1	1	VDD	s	-	(5)	Complementary	power supply
49	37	24	20	PA14 (SWCLK)	I/O	FT	(7)	USART1_TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , SWCLK	-
50	38	25	1	PA15	I/O	FT	-	SPI1_NSS, USART1_RX ⁽²⁾ , USART2_RX ⁽³⁾⁽⁵⁾ , USART4_RTS ⁽⁵⁾ , EVENTOUT	-
51	-	1	-	PC10	I/O	FT	-	USART3_TX ⁽⁵⁾ , USART4_TX ⁽⁵⁾	-
52	-	-	-	PC11	I/O	FT	-	USART3_RX ⁽⁵⁾ , USART4_RX ⁽⁵⁾	-
53	-	1		PC12	I/O	FT	-	USART3_CK ⁽⁵⁾ , USART4_CK ⁽⁵⁾ , USART5_TX ⁽⁵⁾	-
54	-	-	-	PD2	I/O	FT	-	TIM3_ETR, USART3_RTS ⁽⁵⁾ , USART5_RX ⁽⁵⁾	-
55	39	26	-	PB3	I/O	FT	-	SPI1_SCK, EVENTOUT, USART5_TX ⁽⁵⁾	-
56	40	27	-	PB4	I/O	FT	-	SPI1_MISO, TIM3_CH1, EVENTOUT, TIM17_BKIN ⁽⁵⁾ , USART5_RX ⁽⁵⁾	-
57	41	28	-	PB5	I/O	FT	-	SPI1_MOSI, I2C1_SMBA, TIM16_BKIN, TIM3_CH2, USART5_CK_RTS ⁽⁵⁾	



Table 11. STM32F030x4/6/8/C pin definitions (continued)

F	Pin nur	mber				Ф		Pin fun	ections
LQFP64	LQFP48	LQFP32	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
58	42	29	-	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N	-
59	43	30	-	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, TIM17_CH1N, USART4_CTS ⁽⁵⁾	-
60	44	31	1	воото	I	В	-	Boot memor	ry selection
61	45	-	1	PB8	I/O	FTf	(6)	I2C1_SCL, TIM16_CH1	-
62	46	-	-	PB9	I/O	FTf	-	I2C1_SDA, IR_OUT, SPI2_NSS ⁽⁵⁾ , TIM17_CH1, EVENTOUT	-
63	47	32	15	VSS	S	-	-	Ground	
64	48	1	16	VDD	S	-	-	Digital pow	er supply

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

- These GPIOs must not be used as current sources (e.g. to drive an LED).

DocID024849 Rev 3 32/91

^{2.} This feature is available on STM32F030x6 and STM32F030x4 devices only.

This feature is available on STM32F030x8 devices only.

^{4.} For STM32F030x4/6/8 devices only.

^{5.} For STM32F030xC devices only.

On LQFP32 package, PB2 and PB8 should be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware).

^{7.} After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on SWDIO pin and internal pull-down on SWCLK pin are activated.

Table 12. Alternate functions selected through GPIOA_AFR registers for port A

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
		USART1_CTS ⁽²⁾					
PA0	-	USART2_CTS ⁽¹⁾⁽³⁾	-	-	USART4_TX ⁽¹⁾	-	-
DA4	EVENTOUT	USART1_RTS ⁽²⁾			USART4_RX ⁽¹⁾	TIM15_CH1N ⁽¹⁾	
PA1	EVENTOUT	USART2_RTS ⁽¹⁾⁽³⁾	-	-	USART4_RX\	THINTS_CHIN	-
PA2	TIM15_CH1 ⁽¹⁾⁽³⁾	USART1_TX ⁽²⁾	_	_	_	_	_
1 7/2	TIMITS_CITT	USART2_TX ⁽¹⁾⁽³⁾	-	-	-	-	-
PA3	TIM15_CH2 ⁽¹⁾⁽³⁾	USART1_RX ⁽²⁾	_	_	_	_	_
1710	1110110_0112	USART2_RX ⁽¹⁾⁽³⁾					
PA4	SPI1_NSS	USART1_CK ⁽²⁾	_	_	TIM14_CH1	USART6_TX ⁽¹⁾	_
17.4	0111 <u>1</u> 100	USART2_CK ⁽¹⁾⁽³⁾			711W174_O111	00/11/10_1/	
PA5	SPI1_SCK	-	-	-	-	USART6_RX ⁽¹⁾	-
PA6	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	USART3_CTS ⁽¹⁾	TIM16_CH1	EVENTOUT
PA7	SPI1_MOSI	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	EVENTOUT
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	-	-	-
PA9	TIM15_BKIN ⁽¹⁾⁽³⁾	USART1_TX	TIM1_CH2	-	I2C1_SCL ⁽¹⁾⁽²⁾	MCO ⁽¹⁾	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	-	I2C1_SDA ⁽¹⁾⁽²⁾	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	-	-	SCL	-

Table 12. Alternate functions selected through GPIOA_AFR registers for port A (continued)

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	-	-	SDA	-
PA13	SWDIO	IR_OUT	-	-	-	-	-
DA44	CANCLIC	USART1_TX ⁽²⁾					
PA14	SWCLK	USART2_TX ⁽¹⁾⁽³⁾	-	-	-	-	-
DAAE	CDIA NICC	USART1_RX ⁽²⁾		EVENTOUT.	USART4_RTS ⁽¹⁾		
PA15	SPI1_NSS	USART2_RX ⁽¹⁾⁽³⁾	-	EVENTOUT	USAK14_K15**	-	-

- 1. This feature is available on STM32F030xC devices.
- 2. This feature is available on STM32F030x4 and STM32F030x6 devices.
- 3. This feature is available on STM32F030x8 devices.

Table 13. Alternate functions selected through GPIOB_AFR registers for port B

			one concerca an cag		,	
Pin name	AF0	AF1	AF2	AF3	AF4	AF5
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	-	USART3_CK ⁽¹⁾	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	USART3_RTS ⁽¹⁾	-
PB2	-	-	-	-	-	-
PB3	SPI1_SCK	EVENTOUT	-	-	USART5_TX ⁽¹⁾	-
PB4	SPI1_MISO	TIM3_CH1	EVENTOUT	-	USART5_RX ⁽¹⁾	TIM17_BKIN ⁽¹⁾
PB5	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	I2C1_SMBA	USART5_CK_RTS ⁽¹⁾	-
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	-	-	-
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	-	USART4_CTS ⁽¹⁾	-





Table 13. Alternate functions selected through GPIOB AFR registers for port B (continued)

Table 13. Alternate functions selected through GF10B_ALK registers for port B (continued)						
Pin name	AF0	AF1	AF2	AF3	AF4	AF5
PB8	-	I2C1_SCL	TIM16_CH1	-	-	-
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT	-	SPI2_NSS ⁽¹⁾
DD40	PB10 - I2C1_SCL ⁽²⁾		USART3_TX ⁽¹⁾	SPI2_SCK ⁽¹⁾		
PB10		I2C2_SCL ⁽¹⁾⁽³⁾	-	-	USART3_RX ⁽¹⁾	-
PB11	EVENTOUT	I2C1_SDA ⁽²⁾			USART3_RX ⁽¹⁾	-
		I2C2_SDA ⁽¹⁾⁽³⁾	-	-		
PB12	SPI1_NSS ⁽²⁾	EVENTOUT.	TIM1_BKIN	-	USART3_RTS ⁽¹⁾	TIM15 ⁽¹⁾
	SPI2_NSS ⁽¹⁾⁽³⁾	EVENTOUT				
DD40	SPI1_SCK ⁽²⁾		TIM1_CH1N	-	USART3_CTS(⁽¹⁾	I2C2_SCL ⁽¹⁾
PB13	SPI2_SCK ⁽¹⁾⁽³⁾	-				
PB14	SPI1_MISO ⁽²⁾	TIM15_CH1 ⁽¹⁾⁽³⁾	TIM1_CH2N	-	USART3_RTS ⁽¹⁾	I2C2_SDA ⁽¹⁾
	SPI2_MISO ⁽¹⁾⁽³⁾					
PB15	SPI1_MOSI ⁽²⁾	TIM15_CH2 ⁽¹⁾⁽³⁾	TIM1_CH3N	TIM15_CH1N ⁽¹⁾⁽³⁾	-	-
	SPI2_MOSI ⁽¹⁾⁽³⁾	THVITO_CH2\\\\\				

^{1.} This feature is available on STM32F030xC devices.

^{2.} This feature is available on STM32F030x4 and STM32F030x6 devices.

^{3.} This feature is available on STM32F030x8 devices.

Table 14. Alternate functions selected through GPIOC_AFR registers for port C

Pin name	AF0	AF1 ⁽¹⁾	AF2 ⁽¹⁾
PC0	EVENTOUT	-	USART6_TX
PC1	EVENTOUT	-	USART6_RX
PC2	EVENTOUT	SPI2_MISO	-
PC3	EVENTOUT	SPI2_MOSI	-
PC4	EVENTOUT	USART3_TX	-
PC5	-	USART3_RX	-
PC6	TIM3_CH1	-	-
PC7	TIM3_CH2	-	-
PC8	TIM3_CH3	-	-
PC9	TIM3_CH4	-	-
PC10	USART4_TX ⁽¹⁾	USART3_TX	-
PC11	USART4_RX ⁽¹⁾	USART3_RX	-
PC12	USART4_CK ⁽¹⁾	USART3_CK	USART5_TX
PC13	-	-	-
PC14	-	-	-
PC15	-	-	-

^{1.} Available on STM32F030xC devices only.

Table 15. Alternate functions selected through GPIOD_AFR registers for port D

Pin name	AF0	AF1 ⁽¹⁾	AF2 ⁽¹⁾
PD2	TIM3_ETR	USART3_RTS	USART5_RX

^{1.} Available on STM32F030xC devices only.

Table 16. Alternate functions selected through GPIOF_AFR registers for port F

Pin name	AF0	AF1 ⁽¹⁾
PF0	-	I2C1_SDA
PF1	-	I2C1_SCL

^{1.} Available on STM32F030xC devices only.

STM32F030x4/x6/x8/xC Memory mapping

5 Memory mapping




Figure 9. STM32F030x4/x6/x8/xC memory map

The start address of the system memory is 0x1FFF EC00 for STM32F030x4, STM32F030x6 and STM32F030x8 devices, and 0x1FFF D800 for STM32F030xC devices.

Memory mapping STM32F030x4/x6/x8/xC

Table 17. STM32F030x4/x6/x8/xC peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
-	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	Reserved
AHB2	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 3400 - 0x4002 43FF	4 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
ALIDA	0x4002 2000 - 0x4002 23FF	1 KB	FLASH Interface
AHB1	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
-	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15 ⁽¹⁾
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
ADD	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
APB	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 1800 - 0x4001 23FF	3 KB	Reserved
	0x4001 1400 - 0x4001 17FF	1 KB	USART6 ⁽²⁾
	0x4001 0800 - 0x4001 13FF	3 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG

STM32F030x4/x6/x8/xC Memory mapping

Table 17. STM32F030x4/x6/x8/xC peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
-	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved
	0x4000 7400 - 0x4000 7FFF	3 KB	Reserved
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 5C00 - 0x4000 6FFF	5 KB	Reserved
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2 ⁽¹⁾
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	USART5 ⁽²⁾
	0x4000 4C00 - 0x4000 4FFF	1 KB	USART4 ⁽²⁾
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3 ⁽²⁾
	0x4000 4400 - 0x4000 47FF	1 KB	USART2 ⁽¹⁾
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2 ⁽¹⁾
APB	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1800 - 0x4000 1FFF	2 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7 ⁽²⁾
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6 ⁽¹⁾
	0x4000 0800 - 0x4000 0FFF	2 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	Reserved

This feature is available on STM32F030x8 and STM32F030xC devices only. For STM32F030x6 and STM32F060x4, the area is Reserved.

^{2.} This feature is available on STM32F030xC devices only. This area is reserved for STM32F030x4/6/8 devices.

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3.3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2σ).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



5//

6.1.6 Power supply scheme




Figure 12. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

IDD VDD VDDA VDDA VDDA VDDA MS32142V2

Figure 13. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics* and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress *ratings* only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 18. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage	-0.3	4.0	V
V _{DDA} -V _{SS}	External analog supply voltage	-0.3	4.0	V
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DDIOx} + 4.0 ⁽³⁾	V
V (2)	Input voltage on TTa pins	V _{SS} -0.3	4.0	V
VIN.	BOOT0	0	V _{DDIOx} + 4.0 ⁽³⁾	V
V_{DD} - V_{DDA} $V_{IN}^{(2)}$ $ \Delta V_{DDx} $ $ V_{SSx}$ - $V_{SS} $	Input voltage on any other pin	V _{SS} -0.3	4.0	V
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model) see Section 6.3.12: Electrical sensitivity characteristics			-

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 19: Current characteristics* for the maximum allowed injected current values.

^{3.} V_{DDIOx} is internally connected with VDD pin.

Unit **Symbol Ratings** Max. Total current into sum of all VDD power lines (source)⁽¹⁾ 120 ΣI_{VDD} Total current out of sum of all VSS ground lines (sink)(1) -120 ΣI_{VSS} Maximum current into each VDD power pin (source)⁽¹⁾ 100 I_{VDD(PIN)} Maximum current out of each VSS ground pin (sink)(1) -100 I_{VSS(PIN)} Output current sunk by any I/O and control pin 25 I_{IO(PIN)} Output current source by any I/O and control pin -25 mΑ Total output current sunk by sum of all I/Os and control pins (2) 80 $\Sigma I_{IO(PIN)}$ Total output current sourced by sum of all I/Os and control pins (2) -80 -5/+0⁽⁴⁾ Injected current on FT and FTf pins I_{INJ(PIN)}(3) Injected current on TC and RST pin ± 5 Injected current on TTa pins⁽⁵⁾ ± 5 Total injected current (sum of all I/O and control pins)⁽⁶⁾ $\Sigma I_{INJ(PIN)}$ ± 25

Table 19. Current characteristics

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the
 permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. A positive injection is induced by V_{IN} > V_{DDIOx} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum
- On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 52: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings Value		Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	48	MHz
f _{PCLK}	Internal APB clock frequency	-	0	48	IVII IZ
V _{DD}	Standard operating voltage	-	2.4	3.6	V



Symbol	Parameter	Conditions	Min	Max	Unit
V _{DDA}	Analog operating voltage	Must have a potential equal to or higher than V _{DD}	2.4	3.6	V
		TC and RST I/O	-0.3	V _{DDIOx} +0.3	
V	I/O input voltage	TTa I/O	-0.3	V _{DDA} +0.3 ⁽²⁾	V
V _{IN}	I/O input voltage	FT and FTf I/O	-0.3	5.5 ⁽²⁾	V
		воото	0	5.5	
	Power dissipation at T _A = 85 °C for suffix 6 ⁽¹⁾	LQFP64	-	455	
D		LQFP48	-	364	mW
P _D		LQFP32	-	357	IIIVV
		TSSOP20	-	263	
т	Ambient temperature for the	Maximum power dissipation	-40	85	°C
T _A	suffix 6 version	Low power dissipation ⁽²⁾	-40	105	C
TJ	Junction temperature range	Suffix 6 version	-40	105	°C

Table 21. General operating conditions (continued)

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate	_	0	∞	
	V _{DD} fall time rate	-	20	∞	us/\/
	V _{DDA} rise time rate		0	∞	µs/V
t _{VDDA}	V _{DDA} fall time rate	-	20	∞	

Table 22. Operating conditions at power-up / power-down

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 23. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	Power on/power down	Falling edge ⁽²⁾	1.80	1.88	1.96 ⁽³⁾	V
* POR/PDR	reset threshold	(2)	1.92	2.00	V	



44/91 DocID024849 Rev 3

^{1.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} .

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.5: Thermal characteristics).

	рол			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{PDRhyst}$	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽⁴⁾	Reset temporization	-	1.50	2.50	4.50	ms

Table 23. Embedded reset and power control block characteristics (continued)

- 1. The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .
- 2. The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR}/\mbox{PDR}}$ value.
- 3. Data based on characterization results, not tested in production.
- 4. Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 24* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 24. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40°C < T _A < +85°C	1.2	1.23	1.25	V
t _{START}	ADC_IN17 buffer startup time	-	-	-	10 ⁽¹⁾	μs
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	4 ⁽¹⁾	-	-	μs
Internal reference voltage spread over the temperature range		V _{DDA} = 3 V	-	-	10 ⁽¹⁾	mV
T _{Coeff}	Temperature coefficient	-	-100 ⁽¹⁾	-	100 ⁽¹⁾	ppm/°C

^{1.} Guaranteed by design, not tested in production.

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 25* to *Table 27* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 25. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 $V^{(1)}$

				All peripher	als enabled		
Symbol	Parameter	Conditions	f _{HCLK}	_	Max @ T _A ⁽²⁾	Unit	
(જે				Тур	85 °C		
			48 MHz	22.0	22.8		
		HSI or HSE clock, PLL on	48 MHz	26.8	30.2		
	Supply current in Run mode, code	HSI OI HSE CIOCK, PLL OII	24 MHz	12.2	13.2	mA	
I _{DD}	executing from Flash		24 MHz	14.1	16.2	IIIA	
		HSI or HSE clock, PLL off	8 MHz	4.4	5.2		
		HSI OI HSE CIOCK, FLE OII	8 MHz	4.9	5.6		
			48 MH	48 MHz	22.2	23.2	
		HSI or HSE clock, PLL on	48 MHz	26.1	29.3	mA	
	Supply current in Run mode, code		24 MHz	11.2	12.2		
I _{DD}	executing from RAM		24 MHz	13.3	15.7	IIIA	
		HSI or HSE clock, PLL off	8 MHz	4.0	4.5		
		TISI OI TISE CIOCK, FEE OII	8 MHz	4.6	5.2		
			48 MHz	14	15.3		
	Supply ourrant in	HSI or HSE clock DI L on	48 MHz	17.0	19.0		
1	I _{DD} Supply current in Sleep mode, code executing from Flash or RAM		24 MHz	7.3	7.8	mA	
'DD			24 MHz	8.7	10.1] /\	
	OI IVAIVI	HSI or HSE clock DI L off	8 MHz	2.6	2.9		
			HSI or HSE clock, PLL off	8 MHz	3.0	3.5	

^{1.} The gray shading is used to distinguish the values for STM32F030xC devices.

46/91 DocID024849 Rev 3



^{2.} Data based on characterization results, not tested in production unless otherwise specified.

Table 26. Typical and maximum current consumption from the V_{DDA} supply⁽¹⁾

				V _{DDA}		
Symbol	Parameter	Conditions ⁽²⁾	f _{HCLK}	Tun	Max @ T _A ⁽³⁾	Unit
				Тур	85 °C	
		HSE bypass, PLL on	48 MHz	175	215	
		nse bypass, PLL on	48 MHz	160	192	
	Supply current in Run or Sleep mode,	HSE bypass, PLL off	8 MHz	3.9	4.9	
			8 MHz	3.7	4.6	
			1 MHz	3.9	4.1]
I _{DDA}	code executing from Flash memory		1 MHz	3.3	4.4	μA
	or RAM	HSI clock, PLL on	48 MHz	244	275	
		1131 Clock, FLL OII	48 MHz	235	275	
		HSI clock DLI off	8 MHz	85	105	
		HSI clock, PLL off	8 MHz	77	92	

^{1.} The gray shading is used to distinguish the values for STM32F030xC devices.

Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, I_{DDA} is independent of the frequency.

^{3.} Data based on characterization results, not tested in production.

Table 27. Typical and maximum consumption in Stop and Standby modes

Symbol	Parameter	Cor	Conditions (Max ⁽¹⁾	Unit
				3.6 V	T _A = 85 °C	
	Supply current in	Regulator in run mode	, all oscillators OFF	19	48	
I _{DD}	Stop mode	Regulator in low-powe	r mode, all oscillators OFF	5	32	
	Supply current in Standby mode	LSI ON and IWDG ON		2	-	
	Supply current in Stop mode	le I	Regulator in run or low- power mode, all oscillators OFF	2.9	3.5	
	Supply current in Standby mode DA Supply current in Stop mode	V _{DDA} monitoring ON	LSI ON and IWDG ON	3.3	-	μΑ
			LSI OFF and IWDG OFF	2.8	3.5	
IDDA			Regulator in run or low- power mode, all oscillators OFF	1.7	-	
	Supply current in	V _{DDA} monitoring OFF	LSI ON and IWDG ON	2.3	-	
	Standby mode		LSI OFF and IWDG OFF	1.4	-	

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

Typical current consumption

The MCU is placed under the following conditions:

- $V_{DD} = V_{DDA} = 3.3 \text{ V}$
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Тур Conditions Unit **Symbol Parameter f**HCLK Peripherals | Peripherals enabled disabled 48 MHz 23.3 Supply current in Run 11.5 Running from mode from V_{DD} mΑ I_{DD} HSE crystal 8 MHz 4.5 3.0 supply clock 8 MHz, Supply current in Run 48 MHz 158 158 code executing mode from V_{DDA} μΑ I_{DDA} from Flash 8 MHz 2.43 2.43 supply

Table 28. Typical current consumption in Run mode, code with data processing running from Flash

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 46: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$



where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit	
			4 MHz	0.18		
		V _{DDIOx} = 3.3 V	8 MHz	0.37		
		C _{EXT} = 0 pF	16 MHz	0.76		
	I/O current	$C = C_{INT} + C_{EXT} + C_{S}$ 24 MHz	24 MHz	1.39		
			48 MHz	2.188		
		$V_{DDIOx} = 3.3 \text{ V}$ $C_{EXT} = 22 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$ $V_{DDIOx} = 3.3 \text{ V}$	4 MHz	0.49	_	
I _{SW}	consumption		8 MHz	0.94	mA	
			16 MHz	2.38		
			24 MHz	3.99		
					4 MHz	0.81
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.7		
		$C = C_{INT} + C_{EXT} + C_{S}$ $C = C_{int}$	16 MHz	3.67		

Table 29. Switching output I/O current consumption

50/91

6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 30* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

DocID024849 Rev 3

^{1.} $C_S = 7 pF$ (estimated value).

Typ @VDD = **V**DDA **Conditions** Unit **Symbol Parameter** Max = 3.3 VWakeup from Stop mode Regulator in run mode 2.8 5 **t**WUSTOP Wakeup from Standby mode 51 **t**WUSTANDBY μs 4 SYSCLK Wakeup from Sleep mode **t**WUSLEEP cycles

Table 30. Low-power mode wakeup timings

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 14: High-speed external clock source AC timing diagram.

Parameter⁽¹⁾ **Symbol** Min Тур Max Unit User external clock source frequency 1 8 32 MHz f_{HSE_ext} V_{HSEH} V_{DDIOx} OSC_IN input pin high level voltage 0.7 V_{DDIOx} V V_{HSEL} OSC_IN input pin low level voltage V_{SS} 0.3 V_{DDIOx} tw(HSEH) OSC_IN high or low time 15 tw(HSEL) ns t_{r(HSE)} OSC_IN rise or fall time 20 t_{f(HSE)}

Table 31. High-speed external user clock characteristics

^{1.} Guaranteed by design, not tested in production.



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 15*.

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V_{LSEL}	OSC32_IN input pin low level voltage	V _{SS}	ı	0.3 V _{DDIOx}	V
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	1	1	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time	-	-	50	115

Table 32. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in Table 33. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽¹⁾ Max⁽²⁾ Min⁽²⁾ Unit **Symbol Parameter** Typ Oscillator frequency 4 8 32 MHz fosc_in R_{F} Feedback resistor 200 $k\Omega$

Table 33. HSE oscillator characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		During startup ⁽³⁾	-	-	8.5	
I _{DD}	HSE current consumption	$V_{DD} = 3.3 \text{ V},$ $Rm = 45 \Omega$ $CL = 10 \text{ pF} @ 8 \text{ MHz}$	-	0.5	-	mA
		$V_{DD} = 3.3 \text{ V},$ $Rm = 30 \Omega$ CL = 20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	ı	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 33. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $C_{l,1}$ and $C_{l,2}$.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results



2

s

obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 34. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

Conditions⁽¹⁾ Min⁽²⁾ Max⁽²⁾ **Symbol Parameter** Typ Unit low drive capability 0.5 0.9 medium-low drive capability 1 LSE current I_{DD} μΑ consumption medium-high drive capability 1.3 high drive capability 1.6 5 low drive capability 8 medium-low drive capability Oscillator μA/V g_{m} transconductance medium-high drive capability 15 high drive capability 25 _

V_{DDIOx} is stabilized

Startup time

t_{SU(LSE)}(3)

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 17. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

5/

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

^{2.} Guaranteed by design, not tested in production.

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

6.3.8 Internal clock source characteristics

The parameters given in *Table 35* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI) RC oscillator

Table 35. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _{HSI}	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC _{HSI}	Accuracy of the HSI oscillator	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	-	±5	-	%
ACCHSI	(factory calibrated)	T _A = 25°C	-	±1 ⁽³⁾	-	%
t _{SU(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	-	μΑ

- 1. $V_{DDA} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 85^{\circ}\text{C}$ unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. With user calibration.

High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 36. HSI14 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI14}	Frequency	-	-	14	-	MHz
TRIM	HSI14 user-trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI14)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC _{HSI14}	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40 \text{ to } 85 ^{\circ}\text{C}$	-	±5	-	%
t _{su(HSI14)}	HSI14 oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI14)}	HSI14 oscillator power consumption	-	-	100	-	μA

- 1. $V_{DDA} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 85 ^{\circ}\text{C}$ unless otherwise specified.
- 2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz



Table 37	LSI	oscillator	characteristics(1)
Iabic 31.	LUI	OSCIIIALUI	cital actel istics.	

Symbol	Parameter	Min	Тур	Max	Unit
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DDA(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	-	μΑ

^{1.} $V_{DDA} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$ unless otherwise specified.

6.3.9 PLL characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 38. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Parameter	Min	Тур	Max	Unit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	8.0	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter _{PLL}	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

^{1.} Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by $f_{PLL\ OUT}$.

6.3.10 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 85 °C unless otherwise specified.

Table 39. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-	53.5	-	μs
t _{ERASE}	Page erase time ⁽²⁾	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-	30	-	ms
t _{ME}	Mass erase time	T _A = -40 to +85 °C	-	30	-	ms
	Supply current	Write mode	-	-	10	mA
IDD	Supply current	Erase mode	-	-	12	mA
V _{prog}	Programming voltage	-	2.4	-	3.6	V

^{1.} Guaranteed by design, not tested in production.

577

^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

^{2.} Page size is 1KB for STM32F030x4/6/8 devices and 2KB for STM32F030xC devices

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	1	kcycle
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	20	Years

Table 40. Flash memory endurance and data retention

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3V, LQFP48, T_{A} = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD}=3.3V$, LQFP48, $T_{A}=+25^{\circ}C$, $f_{HCLK}=48$ MHz, conforming to IEC 61000-4-4	4B

Table 41. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations



^{1.} Data based on characterization results, not tested in production.

^{2.} Cycling performed over the whole temperature range.

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

		Table 42. Livii	onar actoristics			
Symbol					Max vs. [f _{HSE} /f _{HCLK}]	Unit
Cymbol	i arameter	frequency band		8/48 MHz	Onic	
		V 26V T 25°C	0.1 to 30 MHz	-3		
	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, LQFP100 package	30 to 130 MHz	23	dΒμV	
S _{EMI}		compliant with IEC 61967-2	130 MHz to 1 GHz	17		
		120 01907-2	EMI Level	4	-	

Table 42. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

58/91 DocID024849 Rev 3

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	All	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	All	C4 ⁽²⁾ C3 ⁽³⁾	500 ⁽²⁾ 250 ⁽³⁾	V

Table 43. ESD absolute maximum ratings

- 1. Data based on characterization results, not tested in production.
- 2. Applicable to STM32F030xC
- 3. Applicable to STM32F030x4, STM32F030x6, and STM32F030x8

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 44. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 45*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



+5

Functional susceptibility **Symbol** Description Unit Negative **Positive** injection injection Injected current on BOOT0 and PF1 pins -0 NA Injected current on PA9, PB3, PB13, PF11 pins with induced -5 NA leakage current on adjacent pins less than 50 µA Injected current on PA11 and PA12 pins with induced -5 NA leakage current on adjacent pins less than -1 mA mΑ I_{INJ} Injected current on all other FT and FTf pins NA -5 Injected current on PB0 and PB1 pins -5 NA Injected current on PC0 pin -0 +5 Injected current on all other TTa, TC and RST pins -5

Table 45. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 46 are derived from tests performed under the conditions summarized in Table 21: General operating conditions. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Min Unit **Symbol Parameter Conditions** Max Тур TC and TTa I/O $0.3 V_{DDIOx} + 0.07^{(1)}$ 0.475 V_{DDIOx}-0.2⁽¹⁾ FT and FTf I/O Low level input V_{IL} ٧ BOOT0 $0.3 \, V_{DDIOx} - 0.3^{(1)}$ voltage All I/Os except 0.3 V_{DDIOx} BOOT0 pin TC and TTa I/O 0.445 V_{DDIOx}+0.398⁽¹⁾ FT and FTf I/O $0.5 V_{DDIOx} + 0.2^{(1)}$ -High level input V_{IH} ٧ 0.2 V_{DDIOx}+0.95⁽¹⁾ BOOT0 voltage All I/Os except 0.7 V_{DDIOx} BOOT0 pin TC and TTa I/O $200^{(1)}$ Schmitt trigger 100⁽¹⁾ V_{hys} FT and FTf I/O mV hysteresis $300^{(1)}$ BOOT0

Table 46. I/O static characteristics

Table 40. 1/0 Statio offaracteristics (continued)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TC, FT and FTf I/O TTa in digital mode $V_{SS} \le V_{IN} \le V_{DDIOx}$	-	-	± 0.1	
l _{lkg}	Input leakage current ⁽²⁾	TTa in digital mode $V_{DDIOx} \le V_{IN} \le V_{DDA}$	-	-	1	μA
Current	TTa in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	± 0.2		
	FT and FTf I/O $^{(3)}$ $V_{DDIOx} \le V_{IN} \le 5 \text{ V}$	-	-	10		
R _{PU}	Weak pull-up equivalent resistor	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 46. I/O static characteristics (continued)

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 18 for standard I/Os, and in Figure 19 for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production.

Data based on design simulation only. Not tested in production.

The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 45: I/O current injection susceptibility.

^{3.} To sustain a voltage higher than $V_{DDIOx} + 0.3 V$, the internal pull-up/pull-down resistors must be disabled.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).






Figure 18. TC and TTa I/O input characteristics





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 18: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 47. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V_{OL}	Output low level voltage for an I/O pin	.		0.4	V
V_{OH}	Output high level voltage for an I/O pin	$V_{\rm DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -0.4	-	V
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -1.3	-	v
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	II . I = 6 m /\	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	$ I_{IO} = 6 \text{ mA}$	V _{DDIOx} -0.4	-	V
V _{OLFm+} ⁽²⁾	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	٧
	FIIIT Mode	I _{IO} = 10 mA	-	0.4	V

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 48*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

^{2.} Data based on characterization results. Not tested in production.

Table 48. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
x0	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	125	no
	t _{r(IO)out}	Output rise time			125	ns
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz
01	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	25	ns
	t _{r(IO)out}	Output rise time		-	25	115
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	50	
	f _{max(IO)out}	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	30	MHz
			$C_L = 50 \text{ pF}, 2.4 \text{ V} \le V_{DDIOx} < 2.7 \text{ V}$	= 50 pF, 2.4 V ≤V _{DDIOx} < 2.7 V -		
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	- 5		
11	t _{f(IO)out}	Output fall time $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$		-	8	
			$C_L = 50 \text{ pF}, 2.4 \text{ V} \le V_{DDIOx} < 2.7 \text{ V}$	-	12	no
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	ns
	t _{r(IO)out}	Output rise time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
			$C_L = 50 \text{ pF}, 2.4 \text{ V} \le V_{DDIOX} < 2.7 \text{ V}$	-	12	
Fm+	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
configuration	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.4 \text{ V}$	-	12	no
(4)	t _{r(IO)out}	Output rise time	1		34	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-		-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0360 reference manual for a description of GPIO Port configuration register.

64/91 DocID024849 Rev 3

^{2.} Guaranteed by design, not tested in production.

^{3.} The maximum frequency is defined in Figure 20.

When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0360 for a detailed description of Fm+ I/O configuration.




Figure 20. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 V _{DD} +0.07 ⁽¹⁾	V
V _{IH(NRST)}	NRST input high level voltage	-	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V	NRST input not filtered pulse	2.7 < V _{DD} < 3.6	300 ⁽³⁾	-	-	ne
V _{NF(NRST)}	TWIST Imput not intered pulse	2.4 < V _{DD} < 3.6	500 ⁽³⁾	-	-	ns

Table 49. NRST pin characteristics

^{1.} Data based on design simulation only. Not tested in production.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

^{3.} Data based on design simulation only. Not tested in production.




Figure 21. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 49: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 50* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 21: General operating conditions*.

Note:

It is recommended to perform a calibration after each power-up.

Table 50. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	-	0.9	-	mA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
f _{TRIG} ⁽²⁾	External trigger	f _{ADC} = 14 MHz	-	-	823	kHz
'TRIG` '	frequency	-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V _{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 51 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF

Table 30. ADC characteristics (continued)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
. (2)(3)	Calibration time	f _{ADC} = 14 MHz	5.9		μs		
t _{CAL} ⁽²⁾⁽³⁾	Calibration time	-		83		1/f _{ADC}	
		ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-	
W _{LATENCY} ⁽²⁾⁽⁴⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle	
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle	
		f _{ADC} = f _{PCLK} /2 = 14 MHz	0.196			μs	
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	5.5			1/f _{PCLK}	
t _{latr} ⁽²⁾		f _{ADC} = f _{PCLK} /4 = 12 MHz	0.219			μs	
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f _{PCLK}	
		f _{ADC} = f _{HSI14} = 14 MHz	0.188	-	0.259	μs	
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}	
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs	
ls` ′	Sampling time	-	1.5	-	239.5	1/f _{ADC}	
t _{STAB} (2)	Stabilization time	-		14		1/f _{ADC}	
+ (2)	Total conversion time	f _{ADC} = 14 MHz, 12-bit resolution	1	-	18	μs	
t _{CONV} ⁽²⁾	(including sampling time)	12-bit resolution	14 to 252 (t _S f successive ap		oling +12.5 for ation)	1/f _{ADC}	

Table 50. ADC characteristics (continued)

- 1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I_{DDA} and 60 μA on IDD should be taken into account.
- 2. Guaranteed by design, not tested in production.
- 3. Specified value includes only ADC timing. It does not include the latency of the register access.
- 4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

$$\begin{aligned} & \text{Equation 1: R}_{\text{AIN}} \max_{T_S} \text{formula} \\ & \text{R}_{\text{AIN}} \! < \! \frac{1}{f_{\text{ADC}} \! \times C_{\text{ADC}} \! \times ln(2^{N+2})} \! - \! R_{\text{ADC}} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 51. R _{AIN} r	max for	$f_{ADC} = f$	14 MHz
------------------------------	---------	---------------	--------

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ) ⁽¹⁾
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

^{1.} Guaranteed by design, not tested in production.

Table 52. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error	$f_{PCLK} = 48 \text{ MHz},$ $f_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega$ $V_{DDA} = 2.7 \text{ V to } 3.6 \text{ V}$ $T_{A} = -40 \text{ to } 85 \text{ °C}$	±3.3	±4	
EO	Offset error		±1.9	±2.8	
EG	Gain error		±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.

^{2.} ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.





Figure 22. ADC accuracy characteristics





- Refer to Table 50: ADC characteristics for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 12: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.17 Temperature sensor characteristics

Table 53. TS characteristics

1440.0 001 10 0144.4010.10400						
Symbol	Parameter	Min	Тур	Max	Unit	
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C	
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C	
V ₃₀	Voltage at 30 °C (±5 °C) ⁽²⁾	1.34	1.43	1.52	V	
t _{START} ⁽¹⁾	ADC_IN16 buffer startup time	-	-	10	μs	
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	4	-	-	μs	

^{1.} Guaranteed by design, not tested in production.

6.3.18 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 54. TIMx characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{res(TIM)}	Timer resolution	-	-	1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	-	20.8	-	ns
f _{EXT}	Timer external clock frequency on CH1 to CH4	-	-	f _{TIMxCLK} /2	-	MHz
		f _{TIMxCLK} = 48 MHz	-	24	-	MHz
t _{MAX_COUNT}	16-bit timer maximum period	-	-	2 ¹⁶	-	t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	-	1365	ı	μs
	32-bit timer maximum period	-	-	2 ³²	ı	t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	-	89.48	-	S

^{2.} Measured at V_{DDA} = 3.3 V ± 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to *Table 3: Temperature sensor calibration values*.

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

Table 55. IWDG min/max timeout period at 40 kHz (LSI)⁽¹⁾

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

i dano oci i i i i a a i i i i i i i i i i i i i					
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit	
1	0	0.0853	5.4613		
2	1	0.1706	10.9226	me	
4	2	0.3413	21.8453	ms	
8	3	0.6826	43.6906		

Table 56, WWDG min/max timeout value at 48 MHz (PCLK)

6.3.19 Communication interfaces

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $V_{\rm DDIOx}$ is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 57. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in *Table 58* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 21: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 58. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz	
1/t _{c(SCK)}		Slave mode	-	18		
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns	
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-		
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-		
t _{w(SCKH)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1		
t _{su(MI)}	Data input setup time	Master mode	4	-		
t _{su(SI)}		Slave mode	5	-		
t _{h(MI)}	Data input hold time	Master mode	4	-		
t _{h(SI)}		Slave mode	5	-	ns	
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk		
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18		
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5		
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6		
t _{h(SO)}	Data autaut hold time	Slave mode (after enable edge)	11.5	-		
t _{h(MO)}	Data output hold time	Master mode (after enable edge)	2	-		
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%	

^{1.} Data based on characterization results, not tested in production.

72/91 DocID024849 Rev 3

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 24. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$




Figure 26. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

LQFP64 package information 7.1

LQFP64 is 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 27. LQFP64 outline

Table 59. LQFP64 mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571

0.0394

0.0031

L1


CCC

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max 0.220 b 0.170 0.270 0.0067 0.0087 0.0106 0.090 0.200 0.0035 0.0079 С D 12.000 0.4724 D1 10.000 0.3937 D3 7.500 0.2953 Ε 12.000 0.4724 10.000 0.3937 E1 E3 7.500 0.2953 е 0.500 0.0197 Κ 0° 3.5° 7° 0° 3.5° 7° L 0.450 0.600 0.750 0.0177 0.0236 0.0295

0.080

Table 59. LQFP64 mechanical data (continued)

1.000



1. Dimensions are expressed in millimeters.

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 29. LQFP64 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

7.2 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package




Figure 30. LQFP48 outline

Table 60. LQFP48 mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622

Table 60. LQFP48 mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Dimensions are expressed in millimeters.

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 32. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



7.3 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package

SEATING PLANE С 0.25 mm GAUGE PLANE CCC С D A D1 D3 16 \blacksquare ₩-E3 П \blacksquare ╨ ₩ <u>e</u> 5V_ME_V2

Figure 33. LQFP32 outline

Table 61. LQFP32 mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571

0.0039

CCC

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max b 0.300 0.370 0.450 0.0118 0.0146 0.0177 0.090 0.200 0.0035 -0.0079 С D 8.800 9.000 9.200 0.3465 0.3543 0.3622 D1 6.800 7.000 7.200 0.2677 0.2756 0.2835 D3 5.600 0.2205 Ε 8.800 9.000 9.200 0.3465 0.3543 0.3622 E1 6.800 7.000 7.200 0.2677 0.2756 0.2835 E3 5.600 0.2205 е 0.800 0.0315 L 0.600 0.0177 0.0236 0.0295 0.450 0.750 L1 -1.000 0.0394 k 0° 3.5° 7° 0° 3.5° 7°

Table 61. LQFP32 mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 34. LQFP32 recommended footprint

0.100

1. Dimensions are expressed in millimeters.

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 35. LQFP32 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

7.4 **TSSOP20** package information

TSSOP20 is a 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch package.




Figure 36.TSSOP20 outline

Table 62. TSSOP20 mechanical data


Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D	6.400	6.500	6.600	0.2520	0.2559	0.2598
Е	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-

Table 62. TSSOP20 mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	-	-	0.0039	

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

Figure 37. TSSOP20 footprint



1. Dimensions are expressed in millimeters.

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 38. TSSOP20 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



STM32F030x4/x6/x8/xC Package information

7.5 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 mm x 10 mm	44	
0	Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm	55	9000
Θι	Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm	56	°C/W
	Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm	76	


Table 63. Package thermal characteristics

7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



57/

TR = tape and reel

STM32F030x4/x6/x8/xC Revision history

9 Revision history

Table 65. Document revision history

Date	Revision	Changes		
04-Jul-2013	1	Initial release.		
15-Jan-2015	2	Extended the applicability to STM32F030xC. Updated: - Features and Table Device summary, - Section: Description, - Table: STM32F030x4/6/8/C family device features and peripheral counts, - Figure: Block diagram, - Section: Memories, - Section: General-purpose inputs/outputs (GPIOs), - Section: Universal synchronous/asynchronous receiver transmitters (USART), - Table: STM32F030x4/6/8/C pin definitions, - Table: Alternate functions selected through GPIOA_AFR registers for port A, - Table: Alternate functions selected through GPIOB_AFR registers for port B - Table: Alternate functions selected through GPIOC_AFR registers for port C - Table: Alternate functions selected through GPIOD_AFR registers for port D, - Table: Alternate functions selected through GPIOD_AFR registers for port D, - Table: Alternate functions selected through GPIOF_AFR registers for port F, - Section: EMC characteristics, - Section: EMC characteristics, - Section: Part numbering. Added device marking example (package top view), - Figure: LQFP64 marking example (package top view), - Figure: TSSOP20 marking example (package top view), - Figure: TSSOP20 marking example (package top view),		
23-Jan-2017	3	 Updated: Table 2: STM32F030x4/x6/x8/xC family device features and peripheral counts Figure 1: Block diagram and figure footnotes Figure 2: Clock tree and figure footnotes Section 3.11: Timers and watchdogs - number of timers, counts of complementary outputs in the table and the footnotes 		

Revision history STM32F030x4/x6/x8/xC

Table 65. Document revision history (continued)

Date Revision	Changes
Date Revision	Changes - Section 3.11.2: General-purpose timers (TIM3, TIM1417) - number of timers - Table 5: Timer feature comparison - footnotes added - Table 7: STM32F030x4/x6/x8/xC PC implementation-FM+ and footnote - Figure 3 through Figure 6 - darker highlight on pins - Table 11: STM32F030x4/6/8/C pin definitions - corrections - Table 12: Alternate functions selected through GPIOA_AFR registers for port A - note order - Table 14 through Table 16 - corrected footnotes - Figure 9: STM32F030x4/x6/x8/xC memory map footnote - Figure 12: Power supply scheme - Table 24: Embedded internal reference voltage: added t _{START} , changed V _{REFINT} and t _{S_vrefint} values and notes - Table 25: Typical and maximum current consumption from V _{DD} supply at V _{DD} = 3.6 V footnotes - Table 26: Typical and maximum current consumption from the V _{DDA} supply values for STM32F030xC and footnotes - Table 34: LSE oscillator characteristics (f _{LSE} = 32.768 kHz) LSEDRV[1:0] values removed (see ref. manual) - Table 50: ADC characteristics - t _{STAB} defined relative to clock frequency; notes 3. and 4. added - Section 3.14: Universal synchronous/asynchronous receiver/transmitter (USART) - introduction and Table 8: STM32F030 USART implementation - Figure 9: STM32F030 USART implementation - Figure 9: STM32F030v4/x6/x8/xC memory map footnote - Table 43: ESD absolute maximum ratings - C4 or C3 class, depending on device variant; CDM values updated to match the referenced standard. (CDM standard was updated in the previous release, without duly modifying the related values.) - Table 53: TS characteristics: removed the min. value for t _{START} and parameter name change - Figure 18 and Figure 19 improved - Section 7: Package information name and structure change - Section 8: Ordering information renamed from Part



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

